Skip to content
Snippets Groups Projects
Commit ad7a6e15 authored by Oliver Wipfli's avatar Oliver Wipfli
Browse files

Initial commit

parents
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
Showing
with 4 additions and 0 deletions
README.md 0 → 100644
+ 4
− 0
View file @ ad7a6e15
# simon-lab-fir
Finite Impulse Response (FIR) filter implemented on a Red Pitaya FPGA based on a project from the Simon Lab.
\ No newline at end of file
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment