This project is archived. Its data is read-only.

S

simon-lab-fir Archived

Project information

Finite Impulse Response (FIR) filter implemented on a Red Pitaya FPGA based on a project from the Simon Lab.

2 Commits
1 Branch
0 Tags

README

Created on

November 26, 2019

Loading