Finite Impulse Response (FIR) filter implemented on a Red Pitaya FPGA based on a project from the Simon Lab.