Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B
Bridge_FPGA_RAM
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Pascal Engeler
Bridge_FPGA_RAM
Commits
c8417cc1
Commit
c8417cc1
authored
4 years ago
by
Pascal Engeler
Browse files
Options
Downloads
Patches
Plain Diff
Added initial values to carli signals
parent
de39b237
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
FlashlightWithRAM/LaserInterfaceWithCarli.vhd
+6
-6
6 additions, 6 deletions
FlashlightWithRAM/LaserInterfaceWithCarli.vhd
with
6 additions
and
6 deletions
FlashlightWithRAM/LaserInterfaceWithCarli.vhd
+
6
−
6
View file @
c8417cc1
...
@@ -44,16 +44,16 @@ signal CLK100: STD_LOGIC;
...
@@ -44,16 +44,16 @@ signal CLK100: STD_LOGIC;
signal
c_clk_out
:
STD_LOGIC
;
signal
c_clk_out
:
STD_LOGIC
;
signal
c_idle
:
STD_LOGIC
;
signal
c_idle
:
STD_LOGIC
;
signal
c_clk_out
:
STD_LOGIC
;
signal
c_clk_out
:
STD_LOGIC
;
signal
c_din
:
STD_LOGIC_VECTOR
(
63
downto
0
);
signal
c_din
:
STD_LOGIC_VECTOR
(
63
downto
0
)
:
=
(
others
=>
'0'
)
;
signal
c_we
:
STD_LOGIC
;
signal
c_we
:
STD_LOGIC
:
=
'0'
;
signal
c_mem_full
:
STD_LOGIC
;
signal
c_mem_full
:
STD_LOGIC
;
signal
c_dout
:
STD_LOGIC_VECTOR
(
63
downto
0
);
signal
c_dout
:
STD_LOGIC_VECTOR
(
63
downto
0
);
signal
c_re
:
STD_LOGIC
;
signal
c_re
:
STD_LOGIC
:
=
'0'
;
signal
c_rs
:
STD_LOGIC
;
signal
c_rs
:
STD_LOGIC
:
=
'0'
;
signal
c_dr
:
STD_LOGIC
;
signal
c_dr
:
STD_LOGIC
;
signal
c_maxaddr
:
STD_LOGIC_VECTOR
(
29
downto
0
);
signal
c_maxaddr
:
STD_LOGIC_VECTOR
(
29
downto
0
)
:
=
"000000000001000000000000000000"
;
signal
maxRecordingPointer
:
STD_LOGIC_VECTOR
(
29
downto
0
);
signal
maxRecordingPointer
:
STD_LOGIC_VECTOR
(
29
downto
0
)
:
=
"000000000000001000000000000000"
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment